Jürgen Wassner (TA)

NameJürgen Wassner (TA)
  • Seite 1 von 1
      Bild:  A Scalable Hardware Architecture for Binary Approximated Weights

      A Scalable Hardware Architecture for Binary Approximated Weights

      Mario Fischer

          Bild:  Embedded Object Detection with Convolutional Neural Networks

          Embedded Object Detection with Convolutional Neural Networks

          Cyrill Durrer

              Bild:  Skalierbarer FPGA-Beschleuniger für Neuronale Netze

              Skalierbarer FPGA-Beschleuniger für Neuronale Netze

              Timo Hinninger

                  Bild:  Acoustic Scene and Room Classification for Real-Time Applications

                  Acoustic Scene and Room Classification for Real-Time Applications

                  Silvio Emmenegger

                      Bild:  Smart Camera for 3D Inline Inspection

                      Smart Camera for 3D Inline Inspection

                      Silvan Murer

                          Bild:  A CNN Acceleration Framework for FPGA-SoC

                          A CNN Acceleration Framework for FPGA-SoC

                          Bettina Wyss

                              Bild:  CNN-Beschleuniger für Intelligente Space-Kamera

                              CNN-Beschleuniger für Intelligente Space-Kamera

                              Ivan Herger

                                  Bild:  HW/SW-Codesign of a tightly-coupled coprocessor for LTC neural networks

                                  HW/SW-Codesign of a tightly-coupled coprocessor for LTC neural networks

                                  Andreas Rebsamen

                                  Vorangehende SeiteDiese SeiteNächste Seite